On Mon, Oct 31, 2005 at 12:03:48PM +0100, Poul-Henning Kamp wrote: > If somebody with access to the necessary docs (ie: Intel + AMD NDAs) > writes a piece of code that can tell us if using the TSC is safe, > then we can also use the TSC in those cases. There are cases where the TSC will count slower while the processor is HTL'ed on AMD64 CPU's. This can make TSC's get out of sync on dual core processors. There has been an on-going thread on the x86-64 mailing list on the issue affecting Linux. Linux developers assumed dual-core CPU's had a synced TSC between cores. Ensuring the use of the ACPI (PMTIMER) or HPET has been recommended. To help the situation, AMD has publicly announced the RDTSCP (read TSCP pair) instruction. Also that future AMD64 processors will have a P-state (power state) invariant TSC. -- -- David (obrien_at_FreeBSD.org)Received on Mon Oct 31 2005 - 15:03:08 UTC
This archive was generated by hypermail 2.4.0 : Wed May 19 2021 - 11:38:46 UTC