Xin LI wrote: > Thanks for the information, I'd appreciate if you would help me to test > the attached patch against RELENG_7 (should apply to HEAD as well). Hi, Xin. This patch is not correct for me. I think we need implement a full support for several new Marvell chips: #define ATA_M88SE6101 0x610111ab /* ThorLite 1P */ #define ATA_M88SE6111 0x611111ab /* ThorLite 1S/1P */ #define ATA_M88SE6121 0x612111ab /* ThorLite 2S/1P */ #define ATA_M88SE6122 0x612211ab /* ThorLite 2S/1P w/ flash */ #define ATA_M88SE6141 0x614111ab /* Thor 4S/1P */ #define ATA_M88SE6145 0x614511ab /* Thor 4S/1P */ There is a linux driver from ASUS: ftp://dlsvr01.asus.com/pub/ASUS/mb/socket775/P5E_WS_Professional/LinuxDrivers.zip These controllers have one PATA port and may have several SATA ports. As i understand from the sources controller is mostly AHCI-like. It use AHCI registers, but not fully AHCI. Also driver need some hacks if we want to have both SATA and PATA support, because current our ata driver uses methods from the parent atapci driver for each channel, but we need different methods for SATA and PATA. I think the right way - try to fix ICH9 part of this problem and wait until we will have a full support for the Marvell chips. -- WBR, Andrey V. ElsukovReceived on Tue Nov 06 2007 - 04:56:19 UTC
This archive was generated by hypermail 2.4.0 : Wed May 19 2021 - 11:39:21 UTC